UNIVERSITY OF SASKATCHEWAN Department of Computer Science

CMPT 215.3 FINAL EXAMINATION

December 20th, 2002

Total Marks: 100	CLOSED BOOK and CLOSED NOTES
	NO CALCULATOR

Time: 3 hours

Instructions

Read each question carefully and write your answer legibly on the examination paper. **No other paper will be accepted**. You may use the backs of pages for rough work but all final answers must be in the spaces provided. The marks for each question are as indicated. Allocate your time accordingly.

Ensure that your name AND student number are clearly written on the examination paper and that your name is on every page.

Note: a reference table of MIPS instructions is provided at the end of the examination paper.

Question	Marks
1 (10 marks)	
2 (16 marks)	
3 (16 marks)	
4 (20 marks)	
5 (20 marks)	
6 (18 marks)	
Total	

Name:			
Student Number:			

Name:	Page 2
Student Number:	
1. General (10 marks) Give the technical term the definitions.	nat best fits each of the following descriptions or
(a) The type of locality exhibited by a program t	that sequentially reads the elements of an array.
(b) A number in scientific notation, such that t non-zero.	the single digit to the left of the decimal point is
(c) A style of instruction set architecture in varithmetic is performed using that single reg	which only a single register is available and all ister.
(d) A field in each entry in a processor cache determine whether the block stored there is t	that contains the address information required to he one being searched for.
(e) A numbering system that uses only the digits	s 0-7.
(f) The breakdown of a machine language i meanings.	nstruction into fields with particular sizes and
(g) Information that tells the linker which words the address space.	s must be changed when an object file is shifted in
(h) With this MIPS assembly language instruct the second operand is less than the third operand	ion, the first operand is assigned the value one if rand, and zero otherwise.
(i) A type of machine language branch instruct following instructions are executed <i>regardle</i>	tion for which some fixed number of sequentially ss of the outcome of the branch test.
(j) In a computer system using virtual memory not resident in main memory.	, the result of attempting to access a page that is

Name:		Page 3
Student N	umber:	
2. •	Computer Po	erformance (16 marks in total)
(8		Give a <i>precise</i> explanation for why each of the following scenarios is either e, or, at least, highly unlikely.
	(i)	Use of a new compiler results in a higher MIPS value, a lower instruction count, and a higher CPU execution time, for some particular application and system.
	(ii)	After increasing the clock rate of a particular processor (keeping everything else fixed), the MIPS value for a certain application increases by 50%, and the CPU execution time decreases by 50%.
	<i>(</i> ***)	
	(iii)	A new, complex machine language instruction is implemented for an operation that was previously done in software (i.e., with a sequence of simpler instructions), without impacting the implementation of the existing instructions or their execution times. The MIPS value for a particular application that makes heavy use of the operation is found to increase.
	(iv)	An application is ported to a processor with a substantially different instruction set architecture, but the same clock rate. Both the average CPI and the CPU execution

time decrease by 28%.

instructions could be decreased to 2, at the cost of increasing the clock cycle time by 20%. For what range of values of the fraction of instructions of type A, f_A , would the program

execution time decrease?

Name:	Page 5
Student Number:	Ç.
3. Arithmetic (16 marks in total)	
(a) (2 marks) Recall that in the IEEE 754 floating point standar numbers have a 1 bit sign field, followed by an 8 bit exponentials of 127), followed by a 23 bit field giving the digits number (in base 10) that is represented by 110000000111000	nt field (in biased notation with a of the fractional part. Give the
(b) (3 marks) Give a truth table for a logic function whose 3 inp 2's complement number, and whose 3 outputs give the bina	
that number. State any required assumptions.	ry digits of the absolute value of
(c) (8 marks) As functions of n, give the range of integers that ca	an represented in:
(i) <i>n</i> bit 2's complement	in represented in.
(ii) n bit biased notation with bias of $2^{n-1}-1$	
(iii) <i>n</i> bit 1's complement	
(iv) <i>n</i> bit sign-magnitude	

Name:	Page 6
Student Number:	
(d) (3 marks) Calculate 11110 x 11011 using	Rooth's algorithm Clearly show each step

- 4. Machine and Assembly Language (20 marks in total)
 - (a) (5 marks) For each of the five MIPS addressing modes, give an example instruction that utilizes that mode. In each case, describe how the respective addressing mode works.

Name:	Page 7
Student Number:	

(b) (3 marks) List three examples of the types of items that might be found in a procedure call frame.

(c) (6 marks) Consider a linked list data structure in which each node is implemented with two consecutive words of memory. The first word of each node contains an integer value. The second word contains the memory address of (the first word of) the next node in the list. Assume that a memory location with label head contains the memory address of the first node in the list, and that a memory address value of zero indicates the end of the list. Write a MIPS procedure found that takes as its argument an integer value n, and returns 1 if there is a node in the linked list that contains that value, and 0 otherwise. (You do NOT need to write a main program. Assume the procedure calling conventions used throughout the course.)

Name:		

Student Number:	
Diadelli I tallioci.	

(d) (6 marks) Translate the following pseudo-code into an equivalent sequence of MIPS assembly language instructions, assuming that register \$s0 corresponds to the integer variable "i", register \$s1 holds the base address of the integer array A (with elements indexed starting from 0), and register \$s2 corresponds to the integer variable "N". Clearly identify the purpose of any other variables or registers that you may create or use.

Page 8

5. **Datapath and Control** (20 marks in total)

(a) (3 marks) List the three basic types of pipeline hazards.

(b) (2 marks) Give an example sequence of outcomes for a particular branch (e.g., "Taken, Not Taken, ..."), of length at least 4, such that the 2-bit branch prediction scheme discussed in class will **always** make the wrong prediction, assuming that the last two outcomes for this branch prior to your sequence were both "Taken".

Name:				Page 9
Student Number:			_	
completed	d, assi		the instructions in the sequence give ine without forwarding. The five	
 IF ID EX ME WB	EM	 instruction fetch (from instruction decode and execute or address cal memory access (from write back to register 	l register file read culation (to data memory)	
instruction cycles to	n is w comp	riting it, the new value lete (if not stalled beca	a register during the same clock of will be read. Note that an instruction use of a hazard). Do not reorder to eactly in the order given below.	on takes 5 clock
<u>In</u>	<u>nstruct</u>	tion sequence	Clock cycle at which instruction (i.e., # clock cycles after start of instru	-
ad	dd	\$\$6,\$\$1,\$\$3		
ad	dd	\$\$1,\$\$2,\$\$3		
lw	V	\$\$5,0(\$\$1)		
lw	V	\$t1,0(\$s5)		
(d) (4 marks)	Repe	eat part (c), but now assu	ame that the pipeline does use forward	ing.
Ins	struct	ion sequence	Clock cycle at which instruction (i.e., #clock cycles after start of instru	
ad	dd	\$s6,\$s1,\$s3		
ad	dd	\$s1,\$s2,\$s3		
lw	V	\$\$5,0(\$\$1)		
lw	W	\$t1,0(\$s5)		

(e) (4 marks) Consider the multiple clock cycle and the pipelined datapaths discussed in class. Suppose that new implementation technology allows everything to be speeded up substantially, **except** for memory access. Specifically, the clock rate can be doubled with the new technology, but only if each memory access is given 2 clock cycles to complete rather than just 1 clock cycle. What would be the impact on performance for each of the multiple clock cycle datapath and the pipelined datapath? Be as precise as possible in your answer, and state any required assumptions.

Page 10

(f) (3 marks) Assuming the multiple clock cycle datapath described in class, describe what relevant actions take place during each of the clock cycles required for a "beq" instruction.

(c) (2 marks) What is a TLB, and why is it needed?

Student Number:

(d) (4 marks) Outline how writes (i.e., stores) are handled in systems with processor caches.

(e) (4 marks) Consider the following portion of a page table from a system with 8K byte pages. All values are given in decimal.

virtual page number	physical page frame number
0	1513
1	1
2	3
3	2
4	929
5	0

- (i) Which virtual page contains the word with (decimal) virtual (byte) address 20000?
- (ii) What is the page offset for this word?
- (iii) In which physical page frame is it contained?
- (iv) What is the word's physical memory address?